

FIG. 1

101




FIG. 2




Fig. 3





FIG. 4

To/From
RAM

reqFIFO1
540
fifolAddr[13:0]
542
ackFIFO1
544



F161.5

101






FIG. 6




COARSE ACQUISITION

F 16.7



HOT START

FIG. 8



TRACK

F16.9






FIG. 10

(ss2 top address) = (ss3 bottom address)



Overflow

(ss2 bottom address) < (ss3 top address)




Underflow

note:
If not 2 pass high res mode then :
 $ss2_topT1 = ss2_bottomT1$


Fig. 11

(ss2 top address) = (ss3 bottom address)



Overflow

(ss2 bottom address) < (ss3 top address)



Underflow

F16, 12






FIG. 13

end of chan


1405d




1405c




1405b



1405a



1405e



F16n14

